A, ProcessorArchitecture=MSIL